This paper presents a universal field programmable gate array(FPGA) programmable routing circuit,focusing primarily on a delay optimization.Under the precondition of the routing resource's flexibility and routabil-ity,the number of programmable interconnect points(PIP) is reduced,and a multiplexer(MUX) plus a BUFFER structure is adopted as the programmable switch.Also,the method of offset lines and the method of complementary hanged end-lines are applied to the TILE routing circuit and the I/O routing circuit,respectively.All of the above features ensure that the whole FPGA chip is highly repeatable,and the signal delay is uniform and predictable over the total chip.Meanwhile,the BUFFER driver is optimized to decrease the signal delay by up to 5%.The proposed routing circuit is applied to the Fudan programmable device(FDP) FPGA,which has been taped out with an SMIC 0.18-μm logic 1P6M process.The test result shows that the programmable routing resource works correctly,and the signal delay over the chip is highly uniform and predictable.
A novel FPGA chip FDP2008 (Fudan Programmable Logic) has been designed and implemented with the SMIC 0.18μm CMOS logic 1P6M process.The new design method means that the configurable logic block can be configured as distributed RAM and a shift register.A universal programmable routing circuit is also presented;by adopting offset lines,complementary hanged end-lines and MUX+Buffer routing switches,the whole FPGA chip is highly repeatable,and the signal delay is uniform and predictable over the total chip.A standard configuration interface SPI is added in the configuration circuit,and a group of highly sensitive amplifiers is used to magnify the read back data.FDP2008 contains 20×30 logic TILEs,200 programmable IOBs and 10×4 kbit dual port block RAMs.The hardware software cooperation test shows that FDP2008 works correctly and efficiently.
本文提出并实现了适用于现代层次化结构的FPGA芯片的CAD软件系统:FDE2009(FPGA Development Environment).该软件系统不但由工艺映射,布局布线,位流生成,编程下载等功能模块构成了一套完整的FPGA CAD流程,并且根据现代FPGA芯片层次化的结构特点,提出了逻辑分层的布局思想及由底至上逐层构建布线资源图的算法,提高了硬件资源的利用率及程序的运行效率.此外,本软件自定义了一套使用扩展性标志语言的文件系统,从而使其具有一定的通用性及良好的扩展性.软硬件协同测试结果表明该软件系统各模块功能正确,并能配合硬件高效的实现各类功能电路,是一套实用的FPGA软件系统.
This paper presents three new types of pulse quenching mechanism(NMOS-to-PMOS,PMOS-to-NMOS and NMOS-to-NMOS) and verifies them using 3-D TCAD mixed mode simulations at the 90 nm node. The three major contributions of this paper are:(1) with the exception of PMOS-to-PMOS,pulse quenching is also prominent for PMOS-to-NMOS and NMOS-to-NMOS in a 90 nm process.(2) Pulse quenching in general correlates weakly with ion LET,but strongly with incident angle and layout style(i.e.spacing between transistors and n-well contact area).(3) Compact layout and cascaded inverting stages can be utilized to promote SET pulse quenching in combinatorial circuits.
设计了一种嵌入于FPGA芯片的锁相环,实现了四相位时钟、倍频、半整数可编程分频、可调节相位输出功能,满足对于FPGA芯片时钟管理的要求.锁相环采用了自偏置结构,拓展了锁相环的工作范围,缩短了锁定时间,其阻尼系数以及环路带宽和工作频率的比值都仅由电容的比值决定,有效地减小了工艺、电压、温度等对电路的影响.锁相环采用0.18μm CMOS数字工艺,嵌入复旦大学自主研发的FPGA芯片FDP-Ⅱ,经过流片验证,实现了工作频率范围10~600 MHz,整体电路功耗仅为29 mW,锁定时间小于4μs,峰峰值抖动小于±145 ps.
